


### Silicon Carbide MOSFET N-Channel Enhancement Mode

 $V_{DS}$  = 3300 V  $R_{DS(ON)(Typ.)}$  = 50 mΩ  $I_{D(Tc}$  = 100°C) = 49 A

### **Features**

- Softer RDS(ON) v/s Temperature Dependency
- LoRing<sup>™</sup> Electromagnetically Optimized Design
- Smaller R<sub>G(INT)</sub> and Lower Q<sub>G</sub>
- Low Device Capacitances (Coss, Crss)
- Superior Cost-Performance Index
- Robust Body Diode with Low VF and Low QRR
- Normally Off-Stable Temperature up to 175°C
- Industry-Leading UIL & Short-Circuit Robustness



### **Advantages**

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Reduced Ringing
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Higher System Reliability

### **Applications**

- Traction
- Solar String Inverters
- EV- Fast Chargers
- Pulsed Power
- Switched Mode Power Supply
- Energy Storage
- Solid State Transformers
- Solid State Circuit Breakers

Absolute Maximum Ratings (At T <sub>C</sub> = 25°C Unless Otherwise Stated)							
Parameter	Symbol	Conditions Values		Unit	Note		
Drain-Source Voltage	$V_{DS(max)}$	$V_{GS}$ = 0 V, $I_D$ = 100 $\mu A$	3300	V			
Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +25	V			
Gate-Source Voltage (Static)	$V_{GS(op)}$	Recommended Operation	-5 / +20	V			
		$T_C = 25^{\circ}C$ , $V_{GS} = -5 / +20 V$	69				
Continuous Forward Current	$I_D$	$T_C = 100$ °C, $V_{GS} = -5 / +20 V$	49	Α			
		$T_C = 135^{\circ}C$ , $V_{GS} = -5 / +20 V$	36				
Pulsed Drain Current	I <sub>D(pulse)</sub>	$t_P \le 3\mu s$ , D $\le 1\%$ , $V_{GS} = 20$ V, Note 1	235	Α			
Power Dissipation	$P_D$	$T_c = 25^{\circ}C$	647	W	Note 2		
Non-Repetitive Avalanche Energy	Eas	L = 11.2 mH, I <sub>AS</sub> = 20.0 A	2250	mJ			
Operating and Storage Temperature	$T_j$ , $T_{stg}$		-55 to 175	°C			

Note 1: Pulse Width t<sub>P</sub> Limited by T<sub>j(max)</sub>



### Electrical Characteristics (At T<sub>C</sub> = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions -	Values				
			Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 100  \mu\text{A}$	3300			٧	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 3300 V, V <sub>GS</sub> = 0 V		1		μA	
Gate Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 25 V			100	nA	
		$V_{DS}$ = 0 V, $V_{GS}$ = -10 V			-100	IIA	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 10.0 \text{ mA}$	2.5	3.50		V	Fig. 9
	<b>V</b> 65(th)	$V_{DS} = V_{GS}$ , $I_D = 10.0$ mA, $T_j = 175$ °C		2.40		v	
Transconductance	<b>g</b> fs	$V_{DS} = 10 \text{ V, } I_D = 40 \text{ A}$		15.3		S	Fig. 4
	918	$V_{DS} = 10 \text{ V, } I_D = 40 \text{ A, } T_j = 175^{\circ}\text{C}$		16.4			
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 20 \text{ V, } I_D = 40 \text{ A}$		50	65	mΩ	Fig. 5-8
		$V_{GS} = 20 \text{ V, } I_D = 40 \text{ A, } T_j = 175^{\circ}\text{C}$		105			
Input Capacitance	C <sub>iss</sub>			7301			Fig. 11
Output Capacitance	Coss			130		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			12.3			
Coss Stored Energy	Eoss	V <sub>DS</sub> = 1000 V, V <sub>GS</sub> = 0 V — f = 1 MHz, V <sub>AC</sub> = 25mV —		84		μJ	Fig. 12
Coss Stored Charge	Qoss			254		nC	
Effective Output Capacitance (Energy Related)	$C_{o(\text{er})}$			168		- pF	Note 3
Effective Output Capacitance (Time Related)	C <sub>o(tr)</sub>			254			
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ = 1000 V, $V_{GS}$ = -5 / +20 V $I_D$ = 40 A Per IEC607478-4		120			Fig. 10
Gate-Drain Charge	Qgd			100		nC	
Total Gate Charge	Qg			340			
Internal Gate Resistance	R <sub>G(int)</sub>	$f = 1 MHz$ , $V_{AC} = 25 mV$		1.2		Ω	
Turn-On Switching Energy (Body Diode)	E <sub>On</sub>	_ T <sub>j</sub> = 25°C; V <sub>GS</sub> = -5/+20V; R <sub>G(ext)</sub> = 3 $\Omega$ , I <sub>D</sub> = _ 50 A; V <sub>DD</sub> = 1700 V		687			Fig. 18
Turn-Off Switching Energy (Body Diode)	E <sub>Off</sub>			304		μJ	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = 1700 V, $V_{GS}$ = -5/+20V $R_{G(ext)}$ = 3 $\Omega$ , $I_D$ = 50 A $I_D$ Timing relative to $V_{DS}$ , Resistive load $I_D$		42			Fig. 20
Rise Time	t <sub>r</sub>			36		no	
Turn-Off Delay Time	t <sub>d(off)</sub>			35		ns	
Fall Time	t <sub>f</sub>			30			

<sup>\*</sup>The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.




Note 2: Assuming Rth<sub>JC(max)</sub> = 0.23°C/W

Note 3:  $C_{O(er)}$ , a lumped capacitance that gives same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 1000V.  $C_{O(tr)}$ , a lumped capacitance that gives same charging times as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 1000V.



Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	M	$V_{GS} = -5 \text{ V, } I_{SD} = 20 \text{ A}$		4.1		V	Fia 10 1/
	$V_{SD}$	$V_{GS}$ = -5 V, $I_{SD}$ = 20 A, $T_j$ = 175°C		3.5		V FI	Fig. 13-14
Continuous Diode Forward Current	Is	$V_{GS} = -5 \text{ V, } T_{c} = 100^{\circ}\text{C}$	56			Α	
Diode Pulse Current	Is(pulse)	V <sub>GS</sub> = -5 V, Note 1		224		Α	
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS}$ = -5 V, $I_{SD}$ = 50 A, $V_{R}$ = 1700 V dif/dt = 500 A/ $\mu$ s, $T_{j}$ = 25°C		154		ns	
Reverse Recovery Charge	Qrr			740		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>			17		Α	
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 50 A, V <sub>R</sub> = 1700 V dif/dt = 500 A/μs, T <sub>j</sub> = 175°C		204		ns	
Reverse Recovery Charge	Qrr			2840		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>			38		Α	









Figure 2: Output Characteristics (T<sub>i</sub> = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$ 

Figure 3: Output Characteristics (V<sub>GS</sub> = 20 V)






Figure 4: Transfer Characteristics (V<sub>DS</sub> = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 40 A$ 

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 20 V$ 

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 40 A; V_{GS} = 20 V$ 

Figure 8: On-State Resistance v/s Gate Voltage




 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \ \mu s; I_D = 40 \ A$ 










 $V_{GS(th)}$  =  $f(T_j)$ ;  $V_{DS}$  =  $V_{GS}$ ;  $I_D$  = 10.0 mA

Figure 10: Gate Charge Characteristics



 $I_D = 40 \text{ A}$ ;  $V_{DS} = 1000 \text{ V}$ ;  $T_c = 25^{\circ}\text{C}$ 

Figure 11: Capacitance v/s Drain-Source Voltage






Figure 12: Output Capacitor Stored Energy










 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$ 

Figure 14: Body Diode Characteristics (T<sub>i</sub> = 175°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$ 

Figure 15: Third Quadrant Characteristics (T<sub>i</sub> = 25°C)




Figure 16: Third Quadrant Characteristics ( $T_j = 175$ °C)








Figure 17: Resistive Switching Energy v/s Drain Current  $(V_{DD} = 1500V)$ 




 $T_j$  = 25°C;  $V_{GS}$  = -5/+20V;  $R_{G(ext)}$  = 3  $\Omega$ 

Figure 18: Resistive Switching Energy v/s Drain Current  $(V_{DD} = 1700V)$ 




 $T_i = 25$ °C;  $V_{GS} = -5/+20V$ ;  $R_{G(ext)} = 3 \Omega$ 

Figure 19: Resistive Switching Energy v/s  $R_{G(ext)}$  ( $V_{DD} = 1700V$ )




 $T_i = 25$ °C;  $V_{GS} = -5/+20$ V;  $I_{DS} = 50$  A


Figure 20: Switching Time v/s  $R_{G(ext)}$  ( $V_{DD} = 1700V$ )



 $T_j = 25$ °C;  $V_{GS} = -5/+20V$ ;  $I_{DS} = 50$  A











# VDS VDS D.U.T RLoad VDD VDD



# Same device as the D.U.T. Same device as the D.U.T. POD VGS VDD VDD VDD


⊸ ID




**Switching Time Circuit** 




### Switching Energy Circuit




### Switching Energy Waveform



### Reverse Recovery Circuit



### Reverse Recovery Waveform



### G2R50MT33-CAL $3300 \text{ V} 50 \text{ m}\Omega \text{ SiC MOSFET}$



### **Mechanical Parameters**

This information is confidential, please contact sales@genesicsemi.com to learn more.

### **Chip Dimensions**

This information is confidential, please contact <a href="mailto:sales@genesicsemi.com">sales@genesicsemi.com</a> to learn more.

### NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



### G2R50MT33-CAL 3300 V 50 mΩ SiC MOSFET



### Compliance

### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

### **Related Links**

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G2R50MT33-CAL/G2R50MT33-CAL\_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G2R50MT33-CAL/G2R50MT33-CAL\_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G2R50MT33-CAL/G2R50MT33-CAL\_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/guality

### **Revision History**

• Rev 21/Jun: Updated switching time and switching energy data

• Supersedes: Rev 20/Jun, Rev 20/Sep, Rev 20/Dec, Rev 21/Feb



www.genesicsemi.com/sic-mosfet/

