# GeneSic SEMICONDUCTOR

Silicon Carbide MOSFET N-Channel Enhancement Mode  $V_{DS}$  = 750 V  $R_{DS(ON)(Typ.)}$  = 10 mΩ  $I_{D(Tc = 100^{\circ}C)}$  = 149 A

#### **Features**

- G3R™ (3rd Generation) Technology
- Low Temperature Coefficient of R<sub>DS(ON)</sub>
- Lower Q<sub>G</sub> and Smaller R<sub>G(INT)</sub>
- Low Device Capacitances (Coss, Crss)
- LoRing<sup>™</sup> Electromagnetically Optimized Design
- Superior Cost-Performance Index
- Robust Body Diode with Low V<sub>F</sub> and Low Q<sub>RR</sub>
- Industry-Leading UIL & Short-Circuit Robustness

# Bare Chip G ROHS ROHS D = Drain G = Gate S = Source KS = Kelvin Source

**Values** 

Unit

Note

#### Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Reduced Ringing
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Superior Robustness and System Reliability

#### **Applications**

- EV Traction Inverters
- Industrial Motor Drives
- Solar (PV) Inverters
- Energy Storage and Battery Charging
- Off-Board Chargers

**Conditions** 

- Solid State Circuit Breakers
- Industrial Power Supplies
- Pulsed Power

# Absolute Maximum Ratings (At T<sub>C</sub> = 25°C Unless Otherwise Stated) Parameter Symbol

Drain-Source Voltage	V <sub>DS(max)</sub>	$V_{GS} = 0 \text{ V, } I_D = 100  \mu\text{A}$	750	V	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +22	V	
Gate-Source Voltage (Static)	V <sub>GS(op)-ON</sub>	Recommended Operation	+15 to +18	V	Note 1
	$V_{GS(op) ext{-}OFF}$	Recommended Operation	-5 to -3	V	
Continuous Forward Current		$T_C = 25^{\circ}C$ , $V_{GS} = -5 / +15 V$	197		
	lD	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	149	Α	
		$T_C = 135$ °C, $V_{GS} = -5 / +15 V$	120		
Pulsed Drain Current	I <sub>D</sub> (pulse)	$t_P \le 3\mu s$ , $D \le 1\%$ , $V_{GS} = 15 V$ , Note 2	450	Α	
Power Dissipation	$P_D$	T <sub>c</sub> = 25°C	680	W	Note 3
Non-Repetitive Avalanche Energy	E <sub>AS</sub>	L = 1.6 mH, I <sub>AS</sub> = 37.5 A	1142	mJ	
Operating and Storage Temperature	$T_i$ , $T_{stg}$		-55 to 200	°C	



### **Electrical Characteristics** (At T<sub>C</sub> = 25°C Unless Otherwise Stated)

Parameter	Symbol	O	Values			11. '-	
		Conditions -	Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	$V_{\text{DSS}}$	$V_{GS} = 0 \text{ V, } I_D = 100 \ \mu\text{A}$	750			٧	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 750 \text{ V, } V_{GS} = 0 \text{ V}$		1		μA	
Gate Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V$ , $V_{GS} = 22 V$			100	00 nA	
	IGSS	$V_{DS}$ = 0 V, $V_{GS}$ = -10 V			-100	IIA	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = 20.0 mA	1.8	2.50		V	Fig. 9
	<b>V</b> GS(tn)	$V_{DS} = V_{GS}$ , $I_D = 20.0$ mA, $T_j = 200$ °C		1.94		· ·	
Transconductance	O.	$V_{DS} = 10 \text{ V, } I_{D} = 75 \text{ A}$		42.2		S	Fig. 4
	<b>G</b> fs	$V_{DS} = 10 \text{ V, } I_D = 75 \text{ A, } T_j = 200^{\circ}\text{C}$		46.8			
Drain-Source On-State Resistance		$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}$		10	13	mΩ	Fig. 5-8
	R <sub>DS</sub> (ON)	$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}, T_j = 200^{\circ}\text{C}$		13			
	ND3(ON)	$V_{GS} = 18 \text{ V, } I_D = 75 \text{ A}$		8	10		
		$V_{GS} = 18 \text{ V}, I_D = 75 \text{ A}, T_j = 200^{\circ}\text{C}$	<u> </u>	12			
Input Capacitance	Ciss			5192			Fig. 11
Output Capacitance	Coss			491		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			42.8			
Coss Stored Energy	Eoss	V <sub>DS</sub> = 450 V, V <sub>GS</sub> = 0 V f = 1 MHz, V <sub>AC</sub> = 25mV		55		μJ	Fig. 12
Coss Stored Charge	Qoss			325		nC	
Effective Output Capacitance (Energy Related)	C <sub>o(er)</sub>			543		- pF	Note 4
Effective Output Capacitance (Time Related)	C <sub>o(tr)</sub>			722		рг	11016 4
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 450 \text{ V}, V_{GS} = -5 / +15 \text{ V}$		81			
Gate-Drain Charge	$Q_{gd}$	$I_D = 75 A$		99		nC	Fig. 10
Total Gate Charge	$Q_g$	Per IEC607478-4		282			
Internal Gate Resistance	R <sub>G(int)</sub>	f = 1 MHz, V <sub>AC</sub> = 25 mV		0.5		Ω	
Turn-On Switching Energy (Body Diode)	E <sub>On</sub>	$T_{j}$ = 25°C; $V_{GS}$ = -5/+15V; $R_{G(ext)}$ = 1 $\Omega$ , $I_{D}$ =		382		1	Fig. 18
Turn-Off Switching Energy (Body Diode)	E <sub>Off</sub>	75 A; V <sub>DD</sub> = 450 V		305		μJ	1 iy. 10
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 450 V, V <sub>GS</sub> = -5/+15V R <sub>G(ext)</sub> = 1 Ω, I <sub>D</sub> = 75 A		9			Fig. 20
Rise Time	t <sub>r</sub>			12		no	
Turn-Off Delay Time	t <sub>d(off)</sub>	<ul> <li>R<sub>G(ext)</sub> = 1 Ω, <sub>ID</sub> = 75 A</li> <li>Timing relative to V<sub>DS</sub>, Resistive load</li> </ul>		7		- ns	
Fall Time	tf	— Tilling relative to VDS, resistive load		8			

<sup>\*</sup>The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 1: MOSFET can also safely operated at  $V_{GS(op)-OFF} = 0 V$ 

Note 2: Pulse Width  $t_P$  Limited by  $T_{j(max)}$ 

Note 3: Assuming Rth<sub>JC(max)</sub> = 0.26 °C/W

Note 4:  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 450V.  $C_{o(tr)}$ , a lumped capacitance that gives same charging times as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 450V.






Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	Ullit	Note
Diode Forward Voltage	V.	$V_{GS} = -5 \text{ V, } I_{SD} = 37 \text{ A}$		4.3		V F	Fig. 13-14
	$V_{SD}$	$V_{GS}$ = -5 V, $I_{SD}$ = 37 A, $T_j$ = 200°C		3.8			Fly. 13-14
Continuous Diode Forward Current	Is	V <sub>GS</sub> = -5 V, T <sub>c</sub> = 100°C	75			Α	
Diode Pulse Current	Is(pulse)	V <sub>GS</sub> = -5 V, Note 2		300		Α	
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 75 A, V <sub>R</sub> = 450 V dif/dt = 2200 A/μs, T <sub>j</sub> = 25°C		31		ns	
Reverse Recovery Charge	Qrr			615		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>			32		Α	
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS}$ = -5 V, $I_{SD}$ = 75 A, $V_R$ = 450 V dif/dt = 2200 A/ $\mu$ s, $T_j$ = 200°C		35		ns	
Reverse Recovery Charge	Qrr			966		nC	
Peak Reverse Recovery Current	I <sub>rrm</sub>			46		Α	








 $I_D$  =  $f(V_{DS}, V_{GS})$ ;  $t_P$  = 250  $\mu s$ 

Figure 2: Output Characteristics (T<sub>i</sub> = 200°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$ 

Figure 3: Output Characteristics (V<sub>GS</sub> = 15 V)






Figure 4: Transfer Characteristics (V<sub>DS</sub> = 10 V)



# G3R10MT07-CAL 750 V 10 mΩ SiC MOSFET









 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 75 A$ 

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_i, I_D); t_P = 250 \mu s; V_{GS} = 15 V$ 

Figure 7: Normalized On-State Resistance v/s Temperature




 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 75 A; V_{GS} = 15 V$ 


Figure 8: On-State Resistance v/s Gate Voltage








 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 20.0 \text{ mA}$ 










Figure 13: Body Diode Characteristics (T<sub>i</sub> = 25°C)




Figure 14: Body Diode Characteristics (T<sub>j</sub> = 200°C)




Figure 15: Third Quadrant Characteristics ( $T_j = 25$ °C)






Figure 16: Third Quadrant Characteristics (T<sub>j</sub> = 200°C)



# G3R10MT07-CAL 750 V 10 mΩ SiC MOSFET




Figure 17: Resistive Switching Energy v/s Drain Current  $(V_{DD} = 350V)$ 



 $T_j = 25$ °C;  $V_{GS} = -5/+15V$ ;  $R_{G(ext)} = 1 \Omega$ 

Figure 18: Resistive Switching Energy v/s Drain Current  $(V_{DD} = 450V)$ 



 $T_j = 25$ °C;  $V_{GS} = -5/+15V$ ;  $R_{G(ext)} = 1 \Omega$ 

Figure 19: Resistive Switching Energy v/s  $R_{G(ext)}$  ( $V_{DD} = 450V$ )






Figure 20: Switching Time v/s  $R_{G(ext)}$  ( $V_{DD} = 450V$ )



 $T_j = 25$ °C;  $V_{GS} = -5/+15V$ ;  $I_{DS} = 75$  A












# Gate Charge Circuit VDS D.U.T RLoad VDD IG(cont)












## Switching Energy Circuit




# Switching Energy Waveform



# Reverse Recovery Circuit



#### Reverse Recovery Waveform





#### **Mechanical Parameters**

This information is **confidential**, please contact **sales@genesicsemi.com** to learn more.

# **Chip Dimensions**

This information is confidential, please contact <a href="mailto:sales@genesicsemi.com">sales@genesicsemi.com</a> to learn more.



#### NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



# G3R10MT07-CAL 750 V 10 mΩ SiC MOSFET



#### Compliance

#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

#### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

#### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

#### **Related Links**

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAL/G3R10MT07-CAL\_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAL/G3R10MT07-CAL\_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAL/G3R10MT07-CAL\_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/guality

#### **Revision History**

Rev 22/Jul: Updated with Most Recent Data
Supersedes: Rev 21/May, Rev 21/May



www.genesicsemi.com/sic-mosfet/

