GeneSiCSEMICONDUCTOR

Silicon Carbide MOSFET N-Channel Enhancement Mode

 V_{DS} = 750 V $R_{DS(ON)(Typ.)}$ = 10 mΩ $I_{D(Tc = 100^{\circ}C)}$ = 149 A

Features

- G3R™ (3rd Generation) Technology
- Low Temperature Coefficient of R_{DS(ON)}
- Lower Q_G and Smaller R_{G(INT)}
- Low Device Capacitances (Coss, Crss)
- LoRing[™] Electromagnetically Optimized Design
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- Industry-Leading UIL & Short-Circuit Robustness

Bare Chip G Chip RoHS D = Drain G = Gate S = Source KS = Kelvin Source

Values

750

Unit

Note

Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Reduced Ringing
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Superior Robustness and System Reliability

Applications

- EV Traction Inverters
- Industrial Motor Drives
- Solar (PV) Inverters
- Energy Storage and Battery Charging
- Off-Board Chargers
- Solid State Circuit Breakers
- Industrial Power Supplies
- Pulsed Power

Absolute Maximum Ratings (At T_C = 25°C Unless Otherwise Stated) Parameter Symbol Conditions Drain-Source Voltage $V_{DS(max)}$ V_{GS} = 0 V, I_D = 100 μ A

Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +22	V	
Gate-Source Voltage (Static)	V _{GS(op)-ON}	Recommended Operation	+15 to +18	V	Note 1
Gate-Source voltage (Static)	$V_{GS(op) ext{-}OFF}$	Recommended Operation	-5 to -3	V	
		$T_C = 25^{\circ}C$, $V_{GS} = -5 / +15 V$	197		
Continuous Forward Current	l _D	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	149	Α	
		$T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$	120		
Pulsed Drain Current	I _{D(pulse)}	$t_P \le 3\mu s$, $D \le 1\%$, $V_{GS} = 15 V$, Note 2	450	Α	
Power Dissipation	P _D	T _c = 25°C	680	W	Note 3
Non-Repetitive Avalanche Energy	E _{AS}	L = 1.6 mH, I _{AS} = 37.5 A	1142	mJ	
Operating and Storage Temperature	T_j , T_{stg}		-55 to 200	°C	



Electrical C	Characteristics	(At T _C = 25°C Unless	Otherwise Stated)
		\	,

Parameter	Symbol		Values			115	Nete
		Conditions	Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0 \text{ V, } I_D = 100 \ \mu\text{A}$	750			٧	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 750 \text{ V, } V_{GS} = 0 \text{ V}$		1		μA	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 V$, $V_{GS} = 22 V$			100		
Gate Source Leakage Current		V_{DS} = 0 V, V_{GS} = -10 V			-100	nA	
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS} , I_D = 20.0 mA	1.8	2.50		٧	Fig. 9
	V GS(tn)	$V_{DS} = V_{GS}$, $I_D = 20.0$ mA, $T_j = 200$ °C		1.94			
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_{D} = 75 \text{ A}$		42.2		S	Fig. 4
Transconductance	gis	$V_{DS} = 10 \text{ V, } I_D = 75 \text{ A, } T_j = 200^{\circ}\text{C}$		46.8			
		$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}$		10	13		
Drain-Source On-State Resistance	R _{DS} (ON)	$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}, T_j = 200^{\circ}\text{C}$		13		mΩ	Fig. 5-8
Drain Godice on State Resistance	ND3(ON)	$V_{GS} = 18 \text{ V, } I_D = 75 \text{ A}$		8	10	11122 1 10	1 lg. 5 0
		$V_{GS} = 18 \text{ V}, I_D = 75 \text{ A}, T_j = 200^{\circ}\text{C}$	<u> </u>	12			
Input Capacitance	Ciss	_		5192			Fig. 11
Output Capacitance	Coss			491		pF	
Reverse Transfer Capacitance	C _{rss}			42.8			
Coss Stored Energy	Eoss	$V_{DS} = 450 \text{ V, } V_{GS} = 0 \text{ V}$		55		μJ	Fig. 12
Coss Stored Charge	Qoss	f = 1 MHz, V _{AC} = 25mV		325		nC	
Effective Output Capacitance (Energy Related)	C _{o(er)}			543		- pF	Note 4
Effective Output Capacitance (Time Related)	C _{o(tr)}			722		μг	
Gate-Source Charge	Q_{gs}	$V_{DS} = 450 \text{ V}, V_{GS} = -5 / +15 \text{ V}$		81			
Gate-Drain Charge	Q_{gd}	$I_D = 75 A$		99		nC	Fig. 10
Total Gate Charge	Q_g	Per IEC607478-4		282			
Internal Gate Resistance	R _{G(int)}	f = 1 MHz, V _{AC} = 25 mV		0.5		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	$T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 1 \Omega$, $I_D =$		382		- 111	Fig. 18
Turn-Off Switching Energy (Body Diode)	E _{Off}	75 A; V _{DD} = 450 V		305		μJ	1 lg. 10
Turn-On Delay Time	t _{d(on)}			9			Fig. 20
Rise Time	t _r	$V_{DD} = 450 \text{ V}, V_{GS} = -5/+15 \text{V}$ $R_{G(ext)} = 1 \Omega, I_D = 75 \text{ A}$		12		no	
Turn-Off Delay Time	t _{d(off)}	 R_{G(ext)} = 1 Ω, _{ID} = 75 A Timing relative to V_{DS}, Resistive load 		7		- ns	
Fall Time	tf	— Tilling relative to VDS, resistive load		8			

^{*}The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 1: MOSFET can also safely operated at $V_{GS(op)-OFF} = 0 V$

Note 2: Pulse Width t_P Limited by $T_{j(max)}$

Note 3: Assuming Rth_{JC(max)} = 0.26 °C/W

Note 4: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 450V. $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 450V.





Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Nete
		Conditions	Min.	Тур.	Max.	Ullit	Note
Diode Forward Voltage	V	$V_{GS} = -5 \text{ V, } I_{SD} = 37 \text{ A}$		4.3		٧	Eig 121/
	V_{SD}	$V_{GS} = -5 \text{ V}, I_{SD} = 37 \text{ A}, T_j = 200^{\circ}\text{C}$ 3.8		3.8		V	Fig. 13-14
Continuous Diode Forward Current	Is	V _{GS} = -5 V, T _c = 100°C	75			Α	
Diode Pulse Current	Is(pulse)	V _{GS} = -5 V, Note 2		300		Α	
Reverse Recovery Time	t _{rr}	V_{SS} = -5 V, I_{SD} = 75 A, V_R = 450 V dif/dt = 2200 A/ μ s, T_j = 25°C		31		ns	
Reverse Recovery Charge	Qrr			615		nC	
Peak Reverse Recovery Current	I _{rrm}			32		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 75 A, V_R = 450 V dif/dt = 2200 A/ μ s, T_j = 200°C		35		ns	
Reverse Recovery Charge	Qrr			966		nC	
Peak Reverse Recovery Current	I _{rrm}			46		Α	









Figure 2: Output Characteristics (T_i = 200°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 75 A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_i, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature





 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 75 A; V_{GS} = 15 V$


Figure 8: On-State Resistance v/s Gate Voltage





















Figure 14: Body Diode Characteristics (T_j = 200°C)




Figure 15: Third Quadrant Characteristics ($T_j = 25$ °C)




Figure 16: Third Quadrant Characteristics (T_j = 200°C)








Figure 17: Resistive Switching Energy v/s Drain Current $(V_{DD} = 350V)$




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 1 \Omega$

Figure 18: Resistive Switching Energy v/s Drain Current $(V_{DD} = 450V)$




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 1 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$ ($V_{DD} = 450V$)




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A

Figure 20: Switching Time v/s $R_{G(ext)}$ ($V_{DD} = 450V$)



 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A











Gate Charge Circuit VDS D.U.T RLoad VDD VDD




Same device as the D.U.T. VGS VDS VDD VDD VDD







Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform





Mechanical Parameters

This information is **confidential**, please contact **sales@genesicsemi.com** to learn more.

Chip Dimensions

This information is confidential, please contact sales@genesicsemi.com to learn more.



NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAU/G3R10MT07-CAU_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAU/G3R10MT07-CAU_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R10MT07-CAU/G3R10MT07-CAU_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/quality

Revision History

• Rev 22/Jul: Initial Release



www.genesicsemi.com/sic-mosfet/

