

Silicon Carbide MOSFET N-Channel Enhancement Mode

 $V_{DS} = 1700 V$ $R_{DS(ON)(Typ.)} = 20 m\Omega$ $I_{D(Tc = 100^{\circ}C)} = 80 A$

Features

- G3R™ Technology with +15 V Gate Drive
- Softer R_{DS(ON)} v/s Temperature Dependency
- LoRing[™] Electromagnetically Optimized Design
- Smaller R_{G(INT)} and Lower Q_G
- Low Device Capacitances (Coss, Crss)
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- Industry-Leading UIL & Short-Circuit Robustness

Bare Chip G D RoHS D = Drain G = Gate S = Source KS = Kelvin Source

Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Reduced Ringing
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Higher System Reliability

Applications

- EV Fast Charging
- Solar Inverters
- Industrial Motor Drives
- Transportation
- Industrial Power Supply
- Smart Grid and HVDC
- Induction Heating and Welding
- Pulsed Power

Absolute Maximum Ratings (At T _C = 25°C Unless Otherwise Stated)								
Parameter	Symbol	Conditions	Values	Unit	Note			
Drain-Source Voltage	$V_{DS(max)}$	V_{GS} = 0 V, I_D = 100 μA	1700	V				
Gate-Source Voltage (Dynamic)	$V_{GS(max)}$		-10 / +20	V				
Gate-Source Voltage (Static)	$V_{GS(op)}$	Recommended Operation	-5 / +15	V				
		$T_C = 25^{\circ}C$, $V_{GS} = -5 / +15 V$	106					
Continuous Forward Current	I_D	$T_C = 100$ °C, $V_{GS} = -5 / +15 V$	80	Α				
		$T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$	65					
Pulsed Drain Current	I _{D(pulse)}	$t_P \le 3\mu s$, D $\le 1\%$, $V_{GS} = 15$ V, Note 1	250	Α				
Power Dissipation	P_D	$T_c = 25^{\circ}C$	824	W	Note 2			
Non-Repetitive Avalanche Energy	E _{AS}	$L = 2.0 \text{ mH}$, $I_{AS} = 37.5 \text{ A}$	1410	mJ				
Operating and Storage Temperature	T_j , T_{stg}		-55 to 200	°C				

Note 1: Pulse Width t_P Limited by $T_{i(max)}$



Electrical Characteristics (At T_C = 25°C Unless Otherwise Stated)

Parameter	Symbol	0 11:1	Values				
		Conditions -	Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0 \text{ V, } I_{D} = 100 \mu\text{A}$	1700			٧	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1700 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V, } V_{GS} = 20 \text{ V}$			100	nA	
		$V_{DS} = 0 \text{ V, } V_{GS} = -10 \text{ V}$			-100		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 60.0 \text{ mA}$	1.8	2.70		V	Fig. 9
	• 63(11)	$V_{DS} = V_{GS}$, $I_D = 60.0$ mA, $T_j = 200$ °C		1.85		•	
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_D = 75 \text{ A}$		37.9		S	Fig. 4
	3 13	$V_{DS} = 10 \text{ V, } I_D = 75 \text{ A, } T_j = 200^{\circ}\text{C}$		36.8			
Drain-Source On-State Resistance	R _{DS(ON)}	$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}$		20	28	8 mΩ	Fig. 5-8
		$V_{GS} = 15 \text{ V}, I_D = 75 \text{ A}, T_j = 200^{\circ}\text{C}$		52			
Input Capacitance	C _{iss}	V _{DS} = 1000 V, V _{GS} = 0 V — f = 1 MHz, V _{AC} = 25mV		7620			Fig. 11
Output Capacitance	Coss			205	pF	pF	
Reverse Transfer Capacitance	Crss			36.4			
Coss Stored Energy	Eoss			136		μJ	Fig. 12
C _{oss} Stored Charge	Qoss			410		nC	
Effective Output Capacitance (Energy Related)	$C_{o(\text{er})}$			272		- pF	Note 3
Effective Output Capacitance (Time Related)	$C_{o(tr)}$			410	410		Note 5
Gate-Source Charge	Q _{gs}	V _{DS} = 1000 V, V _{GS} = -5 / +15 V I _D = 75 A		77			
Gate-Drain Charge	Qgd			90	nC		Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		256			
Internal Gate Resistance	R _{G(int)}	$f = 1 MHz$, $V_{AC} = 25 mV$		1.8		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	$T_i = 25^{\circ}\text{C}$; $V_{SS} = -5/+15\text{V}$; $R_{G(ext)} = 0.5 \Omega$, I_D		772		1	F: 10
Turn-Off Switching Energy (Body Diode)	E _{Off}	= 75 A; V _{DD} = 1200 V		225	μJ		Fig. 18
Turn-On Delay Time	t _{d(on)}	V _{DD} = 1200 V, V _{GS} = -5/+15V		17			Fig. 20
Rise Time	t _r			31		no	
Turn-Off Delay Time	t _{d(off)}	- R _{G(ext)} = 0.5 Ω, I _D = 75 A $-$ Timing relative to V _{DS} , Resistive load $-$		10		ns	
Fall Time	t _f	— Timing relative to YDS, resistive load =		23			

^{*}The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.



Note 2: Assuming Rth_{JC(max)} = 0.21 °C/W

Note 3: $C_{O(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 1000V. $C_{O(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 1000V.



Reverse Diode Characteristics							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	Ullit	Note
Diode Forward Voltage	M	$V_{GS} = -5 \text{ V}, I_{SD} = 37 \text{ A}$		4.4		٧	Fig. 12.14
	V_{SD}	V_{GS} = -5 V, I_{SD} = 37 A, T_j = 200°C		4.2		V	Fig. 13-14
Continuous Diode Forward Current	Is	V _{GS} = -5 V, T _c = 100°C	85			Α	
Diode Pulse Current	Is(pulse)	V _{GS} = -5 V, Note 1		340		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 75 A, V_{R} = 1200 V dif/dt = 800 A/ μ s, T_{j} = 25°C		63		ns	
Reverse Recovery Charge	Q_{rr}			752		nC	
Peak Reverse Recovery Current	I _{rrm}			21		Α	
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 75 A, V_R = 1200 V dif/dt = 800 A/ μ s, T_j = 200°C		115		ns	
Reverse Recovery Charge	Qrr			2895		nC	
Peak Reverse Recovery Current	I _{rrm}			47		Α	



Figure 1: Output Characteristics (T_i = 25°C)







Figure 2: Output Characteristics (T_j = 200°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)



 $I_D = f(V_{GS}, T_j); t_P = 100 \ \mu s$









 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \mu s; I_D = 75 A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 75 A; V_{GS} = 15 V$


Figure 8: On-State Resistance v/s Gate Voltage



 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \ \mu s; I_D = 75 \ A$




Figure 9: Threshold Voltage Characteristics



 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 60.0 \text{ mA}$

Figure 10: Gate Charge Characteristics



 $I_D = 75 \text{ A}$; $V_{DS} = 1000 \text{ V}$; $T_c = 25 ^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage





Figure 12: Output Capacitor Stored Energy











Figure 14: Body Diode Characteristics (T_j = 200°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 15: Third Quadrant Characteristics ($T_j = 25$ °C)




Figure 16: Third Quadrant Characteristics (T_j = 200°C)








Figure 17: Resistive Switching Energy v/s Drain Current $(V_{DD} = 1000V)$




 T_{j} = 25°C; V_{GS} = -5/+15V; $R_{G(ext)}$ = 0.5 Ω

Figure 18: Resistive Switching Energy v/s Drain Current $(V_{DD} = 1200V)$




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 0.5 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$ ($V_{DD} = 1200V$)




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A

Figure 20: Switching Time v/s R_{G(ext)} (V_{DD} = 1200V)




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 75$ A









Gate Charge Circuit VDS D.U.T RLoad VDD









Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform





Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is confidential, please contact sales@genesicsemi.com to learn more.

NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_SPICE.zip
 PLECS Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_PLECS.zip
 CAD Models: https://www.genesicsemi.com/sic-mosfet/G3R20MT17-CAL/G3R20MT17-CAL_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
 Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
 Compliance: https://www.genesicsemi.com/compliance
 Quality Manual: https://www.genesicsemi.com/guality

Revision History

• Rev 21/Jun: Updated switching time and switching energy data

· Supersedes: Rev 20/Jun, Rev 20/Sep, Rev 21/Feb



www.genesicsemi.com/sic-mosfet/

