

Silicon Carbide MOSFET N-Channel Enhancement Mode V_{DS} = 1200 V $R_{DS(ON)(Typ.)}$ = 10 mΩ $I_{D(Tc=100°C)}$ = 134 A

Features

- G4R™ (4th Generation) Technology
- Low Temperature Coefficient of R_{DS(ON)}
- Lower Q_G and Smaller R_{G(INT)}
- Low Device Capacitances (Coss, Crss)
- LoRing™ Electromagnetically Optimized Design
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- Industry-Leading UIL & Short-Circuit Robustness



Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Reduced Ringing
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Superior Robustness and System Reliability

Applications

- EV Traction Inverters
- Industrial Motor Drives
- Solar (PV) Inverters
- Energy Storage and Battery Charging
- Off-Board Chargers
- Solid State Circuit Breakers
- Industrial Power Supplies
- Pulsed Power

Absolute Maximum Ratings (At T_C = 25°C Unless Otherwise Stated) **Parameter Symbol Conditions Values** Unit Note **Drain-Source Voltage** $V_{GS} = 0 \text{ V, } I_D = 100 \,\mu\text{A}$ 1200 ٧ $V_{DS(max)}$ Gate-Source Voltage (Dynamic) -10 / +22 ٧ $V_{GS(max)}$ V_{GS(op)-ON} +15 to +18 ٧ Gate-Source Voltage (Static) Recommended Operation Note 1 V_{GS(op)-OFF} -5 to -3 $T_C = 25^{\circ}C$, $V_{GS} = -5 / +15 V$ 178 **Continuous Forward Current** lь $T_C = 100^{\circ}C$, $V_{GS} = -5 / +15 V$ 134 Α $T_C = 135^{\circ}C$, $V_{GS} = -5 / +15 V$ 108 **Pulsed Drain Current** $t_P \le 3\mu s$, $D \le 1\%$, $V_{GS} = 15 \text{ V}$, Note 2 I_D(pulse) 440 Α **Power Dissipation** P_D $T_c = 25^{\circ}C$ 766 W Note 3 Non-Repetitive Avalanche Energy $L = 0.7 \text{ mH}, I_{AS} = 50.0 \text{ A}$ 848 Eas mJ

 T_i , T_{stq}

Operating and Storage Temperature

°C

-55 to 200



Electrical Characteristics (At T _C = 25°C Unless Otherwise S	stated)
--	---------

Parameter	Symbol	Conditions -	Values				
			Min.	Тур.	Max.	- Unit	Note
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0 \text{ V, } I_D = 100 \mu\text{A}$	1200			٧	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 22 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = -10 \text{ V}$			100	nA	
					-100		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 50.0 \text{ mA}$	1.8	2.70		V	Fig. 9
	V 65(11)	$V_{DS} = V_{GS}$, $I_D = 50.0$ mA, $T_j = 200$ °C		2.00		<u> </u>	
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_D = 100 \text{ A}$		52.2		S	Fig. 4
	913	$V_{DS} = 10 \text{ V}, I_D = 100 \text{ A}, T_j = 200^{\circ}\text{C}$		59.7			
Drain-Source On-State Resistance		$V_{GS} = 15 \text{ V}, I_D = 100 \text{ A}$		10 17	14		
	R _{DS(ON)}	$V_{GS} = 15 \text{ V}, I_D = 100 \text{ A}, T_j = 200^{\circ}\text{C}$	8 8			mΩ	Fig. 5-8
	()	$V_{GS} = 18 \text{ V}, I_D = 100 \text{ A}$		9	13		
		$V_{GS} = 18 \text{ V, } I_D = 100 \text{ A, } T_j = 200^{\circ}\text{C}$		17			
Input Capacitance	Ciss			8780			
Output Capacitance	Coss			267		pF	Fig. 11
Reverse Transfer Capacitance	Crss	_		21.4			
C _{oss} Stored Energy	Eoss	$V_{DS} = 800 \text{ V, } V_{GS} = 0 \text{ V}$		104		μJ	Fig. 12
Coss Stored Charge	Q _{oss}	f = 1 MHz, V _{AC} = 25mV		388		nC	
Effective Output Capacitance (Energy Related)	C _{o(er)}			325		- pF	Note 4
Effective Output Capacitance (Time Related)	C _{o(tr)}			485		· μτ	
Gate-Source Charge	Q _{gs}	$V_{DS} = 800 \text{ V}, V_{GS} = -5 / +15 \text{ V}$		74			Fig. 10
Gate-Drain Charge	Q _{gd}	I _D = 100 A		102		nC	
Total Gate Charge	Qg	Per IEC607478-4		265			
Internal Gate Resistance	R _{G(int)}	f = 1 MHz, V _{AC} = 25 mV		1.2		Ω	
Turn-On Switching Energy (Body Diode)	Eon	$T_i = 25^{\circ}\text{C}$; $V_{GS} = -5/+15\text{V}$; $R_{G(ext)} = 2 \Omega$, $I_D =$		555		1	Fig. 18
Turn-Off Switching Energy (Body Diode)	E _{Off}	120 A; V _{DD} = 800 V		273		- μJ	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 800 V, V_{GS} = -5/+15V $R_{G(ext)}$ = 2 Ω , I_D = 120 A I_D Timing relative to I_D Resistive load I_D		26			Fig. 20
Rise Time	t _r			32		no	
Turn-Off Delay Time	t _{d(off)}			21		- ns	
Fall Time	t _f			18			

^{*}The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 1: MOSFET can also safely operated at $V_{GS(op)-OFF} = 0 V$

Note 2: Pulse Width t_P Limited by $T_{j(max)}$

Note 3: Assuming $Rth_{JC(max)} = 0.23$ °C/W


Note 4: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 800V. $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 800V.






Reverse Diode Characteristics										
Parameter	Symbol	Conditions	Values			Unit	Note			
			Min.	Тур.	Max.	UIIIL	Note			
Diode Forward Voltage	$V_{ ext{SD}}$	$V_{GS} = -5 \text{ V}, I_{SD} = 50 \text{ A}$		4.6		V	Fig. 13-14			
		V_{GS} = -5 V, I_{SD} = 50 A, T_j = 200°C		4.2						
Continuous Diode Forward Current	Is	$V_{GS} = -5 \text{ V, } T_{c} = 100^{\circ}\text{C}$	83			Α				
Diode Pulse Current	S(pulse)	V _{GS} = -5 V, Note 2		332		Α				
Reverse Recovery Time	t _{rr}			35		ns				
Reverse Recovery Charge	Qrr			380		nC				
Peak Reverse Recovery Current	I _{rrm}			27		Α				
Reverse Recovery Time	t _{rr}	V_{GS} = -5 V, I_{SD} = 100 A, V_R = 800 V dif/dt = 2000 A/ μ s, T_j = 200°C		57		ns				
Reverse Recovery Charge	Qrr			994		nC				
Peak Reverse Recovery Current	I _{rrm}			42		Α				








 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \,\mu s$

Figure 2: Output Characteristics (T_i = 200°C)



 $I_D = f(V_{DS}, V_{GS}); t_P = 250 \mu s$

Figure 3: Output Characteristics (V_{GS} = 15 V)






Figure 4: Transfer Characteristics (V_{DS} = 10 V)











 $R_{DS(ON)} = f(T_j, V_{GS}); t_P = 250 \,\mu s; I_D = 100 \,A$

Figure 6: On-State Resistance v/s Drain Current




 $R_{DS(ON)} = f(T_j, I_D); t_P = 250 \mu s; V_{GS} = 15 V$

Figure 7: Normalized On-State Resistance v/s Temperature



 $R_{DS(ON)} = f(T_i); t_P = 250 \mu s; I_D = 100 A; V_{GS} = 15 V$

Figure 8: On-State Resistance v/s Gate Voltage




 $R_{DS(ON)}$ = $f(T_{j_s}V_{GS})$; t_P = 250 μ s; I_D = 100 A

G4R10MT12-CAL $1200 \text{ V } 10 \text{ m}\Omega$ SiC MOSFET








 $V_{GS(th)} = f(T_j); V_{DS} = V_{GS}; I_D = 50.0 \text{ mA}$

Figure 10: Gate Charge Characteristics



 $I_D = 100 \text{ A}$; $V_{DS} = 800 \text{ V}$; $T_c = 25^{\circ}\text{C}$

Figure 11: Capacitance v/s Drain-Source Voltage




Figure 12: Output Capacitor Stored Energy






Figure 13: Body Diode Characteristics (T_i = 25°C)





Figure 14: Body Diode Characteristics (T_i = 200°C)






Figure 16: Third Quadrant Characteristics (T_j = 200°C)








Figure 17: Resistive Switching Energy v/s Drain Current $(V_{DD} = 600V)$




 T_{j} = 25°C; V_{GS} = -5/+15V; $R_{G(ext)}$ = 2 Ω

Figure 18: Resistive Switching Energy v/s Drain Current $(V_{DD} = 800V)$




 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $R_{G(ext)} = 2 \Omega$

Figure 19: Resistive Switching Energy v/s $R_{G(ext)}$ (V_{DD} = 800V)




 $T_i = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 120$ A

Figure 20: Switching Time v/s R_{G(ext)} (V_{DD} = 800V)



 $T_j = 25$ °C; $V_{GS} = -5/+15V$; $I_{DS} = 120$ A








G4R10MT12-CAL $1200 \text{ V} 10 \text{ m}\Omega \text{ SiC MOSFET}$


IG(cont)



Gate Charge Circuit Vps Vgs D.U.T RLoad V_{DD} o ↓ ID




Switching Time Circuit Same device as the D.U.T. RLoad ⊸VDS Vgs Vdd ▲D.U.T. R_{G} ⊸ ID







Switching Energy Circuit




Switching Energy Waveform



Reverse Recovery Circuit



Reverse Recovery Waveform





Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is **confidential**, please contact **sales@genesicsemi.com** to learn more.



NOTE

- 1. CONTROLLED DIMENSION IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.





Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models: https://www.genesicsemi.com/sic-mosfet/G4R10MT12-CAL/G4R10MT12-CAL_SPICE.zip
PLECS Models: https://www.genesicsemi.com/sic-mosfet/G4R10MT12-CAL/G4R10MT12-CAL_PLECS.zip
CAD Models: https://www.genesicsemi.com/sic-mosfet/G4R10MT12-CAL/G4R10MT12-CAL_3D.zip

Gate Driver Reference: https://www.genesicsemi.com/technical-support
Evaluation Boards: https://www.genesicsemi.com/technical-support

Reliability: https://www.genesicsemi.com/reliability
Compliance: https://www.genesicsemi.com/compliance
Quality Manual: https://www.genesicsemi.com/quality

Revision History

• Rev 22/May: Initial Release



www.genesicsemi.com/sic-mosfet/

